

**Department of Electronics & Communication Engineering**

**Lab Manual**

**IC APPLICATIONS LAB**



**Prasad V. Potluri Siddhartha Institute of Technology**

(Sponsored by: Siddhartha Academy of General & Technical Education)

Affiliated to JNTU- Kakinada

Approved by AICTE- New Delhi

Kanuru, Vijayawada-7

## List of Experiments

### **IC APPLICATIONS LAB**

#### **Minimum Twelve Experiments to be conducted :**

1. Study of OP AMPs – IC 741, IC 555, IC 565, IC 566, IC 1496 – functioning, parameters and Specifications.
2. OP AMP Applications – Adder, Subtractor, Comparator Circuits.
3. Integrator and Differentiator Circuits using IC 741.
4. Active Filter Applications – LPF, HPF (first order)
5. Active Filter Applications – BPF, Band Reject (Wideband) and Notch Filters.
6. IC 741 Oscillator Circuits – Phase Shift and Wien Bridge Oscillators.
7. Function Generator using OP AMPs.
8. IC 555 Timer – Monostable Operation Circuit.
9. IC 555 Timer – Astable Operation Circuit.
10. Schmitt Trigger Circuits – using IC 741 and IC 555.
11. IC 565 – PLL Applications.
12. IC 566 – VCO Applications.
13. Voltage Regulator using IC 723.
14. Three Terminal Voltage Regulators – 7805, 7809, 7912.
15. 4 bit DAC using OP AMP.

## 2.OPAMPAPPLICATIONS- ADDER, SUBTRACTOR, COMPARATORCIRCUITS

### AIM:


To study the applications of IC 741 as adder, subtractor, comparator.

### APPARATUS:


- 1.IC 741
- 2.Resistors (1K $\Omega$ )—4
- 3.Function generator
- 4.Regulated power supply
- 5.IC bread board trainer
- 6.CRO
- 7.Patch cards and CRO probes

### CIRCUIT


#### DIAGRAM: Adder:



**Subtractor:**



## Comparator:



## THEORY:

### ADDER:

Op-Amp may be used to design a circuit whose output is the sum of several input signals such as a circuit is called a summing amplifier or summer. We can obtain either inverting or non-inverting summer.

The circuit diagram shows a two-input inverting summing amplifier. It has two input voltages  $V_1$  and  $V_2$ , two input resistors  $R_1$ ,  $R_2$  and a feedback resistor  $R_f$ .

Assuming that op-amp is in ideal conditions and input bias current is assumed to be zero, there is no voltage drop across the resistor  $R_{comp}$  and hence the non-inverting input terminal is at ground potential. By taking nodal equations.

$$V_1/R_1 + V_2/R_2 + V_0/R_f = 0$$

$$V_0 = -[(R_f/R_1) V_1 + (R_f/R_2) V_2]$$

$$\text{And here } R_1 = R_2 = R_f = 1\text{K}\Omega$$

$$V_0 = -(V_1 + V_2)$$

Thus output is inverted and sum of input.

## SUBTRACTOR:

A basic differential amplifier can be used as a subtractor. It has two input signals  $V_1$  and  $V_2$  and two input resistances  $R_1$  and  $R_2$  and a feedback resistor  $R_f$ . The input signals scaled to the desired values by selecting appropriate values for the external resistors.

From the figure, the output voltage of the differential amplifier with a gain of 1 is

$$V_0 = -R/R_f(V_2 - V_1)$$

$$V_0 = V_1 - V_2.$$

$$\text{Also } R_1 = R_2 = R_f = 1\text{K}\Omega.$$

Thus, the output voltage  $V_0$  is equal to the voltage  $V_1$  applied to the non-inverting terminal minus voltage  $V_2$  applied to the inverting terminal.

Hence the circuit is a subtractor.

## COMPARATOR:

A comparator is a circuit which compares a signal voltage applied at one input of an op-amp with a known reference voltage at the other input. It is basically an open loop op-amp with output  $\pm V_{sat}$  in the ideal transfer characteristics.

It is clear that the change in the output state takes place with an increment in input  $V_i$  of only 2mv. This is the uncertainty region where output cannot be directly defined. There are basically 2 types of comparators.

1. Non-inverting comparator and.
2. Inverting comparator.

The applications of a comparator are zero-crossing detector, window detector, time marker generator and phase meter.

## OBSERVATIONS:

### ADDER:


$V_1$ (volts)	$V_2$ (volts)	Theoretical $V_0 = -(V_1 + V_2)$	Practical $V_0 = -(V_1 + V_2)$

**SUBTRACTOR:**

V <sub>1</sub> (volts)	V <sub>2</sub> (volts)	Theoretical V <sub>0</sub> =(V <sub>1</sub> -V <sub>2</sub> )	Practical V <sub>0</sub> =(V <sub>1</sub> -V <sub>2</sub> )

**COMPARATOR:**

Voltage input	V <sub>ref</sub>	Observed square wave amplitude

**MODEL GRAPH:****PROCEDURE:****ADDER:**

- connections are made as per the circuit diagram.
- Apply input voltage) V<sub>1</sub>=5v, V<sub>2</sub>=2v
  - V<sub>1</sub>=5v, V<sub>2</sub>=5v
  - V<sub>1</sub>=5v, V<sub>2</sub>=7v.
- Using Millimeter measure the dc output voltage at the output terminal.
- For different values of V<sub>1</sub> and V<sub>2</sub> measure the output voltage.

### **SUBTRACTOR:**

1. Connections are made as per the circuit diagram.
2. Apply input voltage  
1)  $V_1=5\text{v}, V_2=2\text{v}$   
2)  $V_1=5\text{v}, V_2=5\text{v}$   
3)  $V_1=5\text{v}, V_2=7\text{v}$ .
3. Using multi meter measure the dc output voltage at the output terminal.
4. For different values of  $V_1$  and  $V_2$  measure the output voltage.

### **COMPARATOR:**

1. Connections are made as per the circuit diagram.
2. Select the sine wave of 10V peak to peak, 1K Hz frequency.
3. Apply the reference voltage 2V and trace the input and output wave forms.
4. Superimpose input and output waveforms and measure sine wave amplitude with reference to  $V_{ref}$ .
5. Repeat steps 3 and 4 with reference voltages as 2V, 4V, -2V, -4V and observe the waveforms.
6. Replace sine wave input with 5V dc voltage and  $V_{ref}=0\text{V}$ .
7. Observe dc voltage at output using CRO.
8. Slowly increase  $V_{ref}$  voltage and observe the change in saturation voltage.

### **PRECAUTIONS:**

1. Make null adjustment before applying the input signal.
2. Maintain proper  $V_{cc}$  levels.

### **RESULT:**



### 3.OP-AMP741ASDIFFERENTIATORANDINTEGRATOR

#### AIM:

To design and test an op-amp differentiator and integrator

#### EQUIPMENTS AND COMPONENTS:

#### APPARATUS

1. DC power supply - 1 No.
2. CRO - 1 No.
3. BreadBoard - 1 No.
4. Function Generator - 1 No.



#### COMPONENTS:

1. 15 k $\Omega$  Resistor - 2 No.
2. 820 Resistor - 1 No.
3. 1.5 k $\Omega$  Resistor - 1 No.
4. 0.01 F Capacitor - 2 No
5. 0.5 nF Capacitor - 1 No
5. IC741 - 1 No.

#### THEORY

The operational amplifier can be used in many applications. It can be used as a differentiator and integrator. In a differentiator, the circuit performs the mathematical operation of differentiation, that is, the output waveform is the derivative of the input waveform. For good differentiation, one must ensure that the time period of the input signal is larger than or equal to  $R_f C_1$ . The practical differentiator eliminates the problem of instability and high-frequency noise.

#### CIRCUIT DIAGRAM:



## **PROCEDURE:**

- 1 connect the differentiator circuit as shown in fig 1. adjust the signal generator to produce a 5V peak sine wave at 100 Hz.
- 2 observe input  $V_i$  and  $V_o$  simultaneously on the oscilloscope measure and record the peak value of  $V_o$  and the phase angle of  $V_o$  with respect to  $V_i$ .
3. Repeat step 2 while increasing the frequency of the input signal. Find the maximum frequency at which circuit offers differentiation. Compare it with the calculated value of  $f_a$ . Observe & sketch the input and output for square wave.
4. Connect the integrator circuit shown in Fig 2. Set the function generator to produce a square wave of 1V peak-to-peak amplitude at 500Hz. View simultaneously output  $V_o$  and  $V_i$ .
5. Slowly adjust the input frequency until the output is good triangular waveform. Measure the amplitude and frequency of the input and output waveforms.
6. Verify the following relationship between  $R_1C_1$  and input frequency for good integration  $f_a < T < R_1C_1$   
Where  $R_1C_1$  is the time constant
7. Now set the function generator to a sine wave of 1V peak-to-peak and frequency 500Hz. Adjust the frequency of the input until the output is a negative going cosine wave. Measure the frequency and amplitude of the input and output waveforms.

## **OBSERVATIONS:**

1. The time period and amplitude of the output waveform of differentiator circuit
2. The time period and amplitude of the integrator waveform

## **CALCULATIONS:**

Design a differentiator to differentiate an input signal that varies in frequency from 10 Hz to 1 kHz.

$$f_a = \frac{1}{2R_1C_1}$$

$f_a = 1$  kHz, the highest frequency of the input signal

Let  $C_1 = 0.01$  F,

Then  $R_1 = 15.9$  k

Therefore choose  $R_1 = 15.0$  k

$$f_b = \frac{1}{2R_1C_1}$$

Choose:  $f_b = 20 \times f_a = 20$  KHz

Hence  $R_1 = 795$

Therefore choose  $R_1 = 820$

Since  $R_1C_1 = R_fC_f$  (compensated attenuator)

$C_f = 0.54$  nF

Therefore choose  $C_f = 0.5$  nF

Integrator: Design an integrator that integrates a signal whose frequencies are between 1 KHz and 10 KHz

$$f_b = \frac{1}{2R_1 C_f}$$

the frequency at which the gain is 0 dB.

$$f_a = \frac{1}{2R_f C_f}$$

$f_a$ : Gain limiting frequency,

The circuit acts as an integrator for frequencies between  $f_a$  and  $f_b$ .

Generally  $f_a < f_b$  [ Ref. Frequency response of the integrator ]

Therefore choose  $f_a = 1 \text{ KHz}$

$$f_b = 10 \text{ KHz}$$


$$\text{Let } C_f = 0.01 \text{ F}$$

$$\text{Therefore } R_1 = 1.59 \text{ k}$$


$$\text{Choose } R_f = 1.5 \text{ K}$$

$$R_f = 15 \text{ K}$$


**GRAPH:**  
**Differentiator**




# Integrator



(a)



(b)



(c)

**RESULT:**

Differentiator

$$b \quad \text{---} f \quad \frac{1}{2R_1 C_f}$$

$$T > R_f C_i = \text{---}$$

Integrator

$$\text{---} f_a \quad \frac{1}{2R_f C_f} = \text{---}$$

$$T = \text{---}$$

#### 4. ACTIVE FILTER APPLICATIONS-LPF, HPF [ FIRSTORDER ]

##### **AIM:**

To study Op-Amp as first order LPF and first order HPF and to obtain frequency response.


##### **APPARATUS:**

1. IC 741.
2. Resistors ( $10\text{K}\Omega$ ,  $560\Omega$ ,  $330\Omega$ )
3. Capacitors ( $0.1\mu\text{F}$ )
4. Bread board trainer
5. CRO
6. Function generator
7. connecting wires
8. Patch cards.


##### **CIRCUIT**

##### **DIAGRAM: (a)**

##### **LPF**



### (a)HPF



### THEORY:

#### LOWPASS FILTER:

The first order low pass butterworth filter uses an RC network for filtering. The op-amp is used in the non-inverting configuration, hence it does not load down the RC network. Resistor R1 and R2 determine the gain of the filter.

$$V_0/V_{in} = A_f / (1 + jf/f_h)$$

$A_f = 1 + R_f/R_1$  = pass band gain of filter .

F = frequency of the input signal.

$F_h = 1/2\pi RC$  = High cut off frequency of filter .

$V_0/V_{in}$  = Gain of the filter as a function of frequency

The gain magnitude and phase angle equations of the LPF can be obtained by converting  $V_0/V_{in}$  into its equivalent polar form as follows

$$|V_0/V_{in}| = A_f / (\sqrt{1 + (f/f_h)^2})$$

$$\Phi = -\tan^{-1}(f/f_h)$$

Where  $\Phi$  is the phase angle in degrees. The operation of the LPF can be verified from the gain magnitude equation.

1. At very low frequencies i.e  $f < f_h$ ,  
 $|V_0/V_{in}| = A_f$ .
2. At  $f = f_h$ ,  $|V_0/V_{in}| = A_f/\sqrt{2}$ .
3. At  $f > f_h$ ,  $|V_0/V_{in}| < A_f$ .

### HIGH PASS FILTER:

High pass filters are often formed simply by interchanging frequency. Determining resistors and capacitors in LPF is that is, a first order HPF is formed from a first order LPF by interchanging components 'R' and 'C' figure. Shows a first order Butterworth HPF with a lower cutoff frequency of 'F<sub>l</sub>'. This is the frequency at which magnitude of the gain is 0.707 times its pass band value. Obviously all frequencies, with the highest frequency determined by the closed loop bandwidth of op-amp.

For the first order HPF, the output voltage is

$$V_0 = [1 + R_f/R_1] j2\pi fRC V_{in} / (1 - j2\pi fRC)$$

$$V_0/V_{in} = A_f [j(f/f_l) / (1 - j(f/f_l))]$$

Where  $A_f + R_f/R_1$  a pass band gain of the filter.

F = frequency of input signal.

$F_l = 1/2\pi RC$  = lower cut off frequency

Hence, the magnitude of the voltage gain is

$$|V_0/V_{in}| = A_f (f/f_l) / \sqrt{1 + (f/f_l)^2}$$

Since, HPFs are formed from LPFs simply by interchanging R's and C's. The design and frequency scaling procedures of the LPFs are also applicable to HPFs.

### PROCEDURE:

1. Connections are made as per the circuit diagram.
2. Apply sine wave of amplitude  $4V_p$  to the non inverting input terminal.
3. Vary the input signal frequency.
4. Note down the corresponding output voltage.
5. Calculate gain in db.
6. Tabulate the values.
7. Plot a graph between frequency and gain.
8. Identify stop band and pass band from the graph.



**OBSERVATIONS:**

**Low Pass Filter**


Frequency(Hz)	V0(V)	Gain in db= $20\log(V0/Vi)$

**High Pass Filter**


Frequency(Hz)	V0(V)	Gain in db= $20\log(V0/Vi)$

**MODEL GRAPH:**

**High Pass Filter**



## Low Pass Filter



### PRECAUTIONS:

1. Make null adjustment before applying the input signal.
2. Maintain proper  $V_{cc}$  levels.

### RESULT:

## 5.ACTIVE FILTER APPLICATIONS

### AIM:


To study the op-amp as first order band pass and first order band reject filters and to obtain the frequency response.

### APPARATUS:


1. IC 741.
2. Resistors (10K $\Omega$ , 1K  $\Omega$ , 1.5K $\Omega$ )
3. Capacitors (0.01 $\mu$ F)
4. Bread board
5. CRO
6. Function generator
7. Connecting wires
8. Patch cards.

### CIRCUIT DIAGRAM:

#### **Band pass filter:**



## Band reject filter:



## THEORY:

An electric filter is often a frequency selective circuit that passes a specified band of frequencies and blocks or attenuates signals of frequencies outside this band.

Analog filters are designed to process analog signals while digital filters process analog signals using digital techniques depending on the types of elements used in their construction, filters may be classified as passive or active. Elements used in passive filters are resistors, capacitors and inductors, active filters on the other hand employ transistors or op-amps in addition to the resistors and capacitors.

Each of low pass, high pass, band pass, all pass and band reject filters and used an op-amp as the active elements and resistors and capacitors as the passive elements. Although the 741 type op-amp works satisfactorily in these filter circuits, high speed op-amps such as the LM318 or ICL8017 improve slew rates and higher unity gain bandwidths.

## PROCEDURE:

1. Connections are made as per the circuit diagram.
2. Apply sine wave of amplitude  $4V_{P-P}$  to the non inverting input terminal.
3. Vary the input signal frequency.
4. Note down the corresponding output voltage.
5. Calculate gain in db.
6. Tabulate the values.
7. Plot a graph between frequency and gain.
8. Identify stop band and pass band from the graph.

## OBSERVATIONS:

**Band pass filter:**


Frequency(Hz)	Output voltage(v)	Gain( $V_o/V_i$ )	Gain in db

**Band reject filter:**


Frequency(Hz)	Output voltage(v)	Gain( $V_o/V_i$ )	Gain in db

## MODEL GRAPH:

**Band pass filter:**



## Band reject filter:



## PRECAUTIONS:

1. Make null adjustment before applying the input signal.
2. Maintain proper Vcc levels.
3. Loose connections should be avoided.

## RESULT:

The response of band pass filter and band reject filter are verified, plotted and tabulated the values in tabular column.

## 6.1 RC PHASE SHIFT OSCILLATOR

### AIM:

To Design a RC Phase Shift Oscillators that the output frequency is 200 Hz.

### EQUIPMENTS AND COMPONENTS:

#### (i). APPARATUS


1. CRO (Dual channel) - 1 No
2. Bread Board - 1 No
3. Dual Channel Power Supply - 1 No

#### 3. COMPONENTS:

1. 3.3k $\Omega$  Resistor - 1 No.
2. 33k $\Omega$  Resistor - 1 No.
3. 1M $\Omega$  Resistor - 1 No.
4. 0.1  $\mu$ F Capacitor - 1 No.
5. Operational Amplifier - 1 No.

### THEORY:

The Phase Shift Oscillator consists of an operational amplifier as the amplifying stage and three RC cascaded networks as the feedback circuit. The amplifier will provide 180 degrees phase shift. The feedback network will provide another phase shift of 180 degrees.



### CIRCUIT DIAGRAM

R = 3.3K $\Omega$   
C = 0.1 $\mu$ F  
R1 = 33K $\Omega$

**PROCEDURE:**

- i. Construct the circuit as shown in the circuit diagram.
- ii. Adjust the potentiometer  $R_p$  such that an output waveform is obtained.
- iii. Calculate the output waveform frequency and peak-to-peak voltage.
- iv. Compare the theoretical and practical values of the output waveform frequency.

**OBSERVATIONS:**

The frequency of oscillation = \_\_\_\_\_

**CALCULATIONS:**

- i. The frequency of oscillation  $f_o$  is given by

$$f_o = \frac{1}{2\sqrt{6RC}} = \frac{0.065}{RC}$$

- ii. The gain  $A_v$  at the above frequency must be at least 29

i.e.  $\frac{R_F}{R_1} \geq 29$

- iii.  $f_o = 200\text{Hz}$


Let  $C = 0.1\mu\text{F}$  Then

$$R = \frac{0.065}{200 \times 10^7} = 3.25k \quad (\text{choose } 3.3k\Omega)$$



To prevent the loading of the amplifier because of RC network it is necessary that  $R_1 \geq 10R$  Therefore  $R_1 = 10R = 33 \text{ k}\Omega$   
Then  $R_f = 29 (33 \text{ k}\Omega) = 957 \text{ k}\Omega$  (choose  $R_f = 1 \text{ M}\Omega$ )

**GRAPH:**



**RESULT:**

## 6.2 WEIN BRIDGE OSCILLATOR

### AIM:

To Design Wein Bridge Oscillator so that the output frequency is 965 Hz.

### EQUIPMENTS AND COMPONENTS:

#### APPARATUS

1. CRO (Dual channel) - 1 No
2. Bread Board - 1 No
3. Dual Channel Power Supply - 1 No


#### COMPONENTS:

1. 12k $\Omega$  Resistor - 1 No.
2. 50k $\Omega$  Resistor - 1 No.
3. 3.3k $\Omega$  Resistor - 1 No.
4. 0.05 F Capacitor - 1 No.
5. Operational Amplifier - 1 No.

### THEORY:

In this oscillator the Wein Bridge Circuit is connected between the amplifier input terminals and the output terminal. The bridge has a series RC network in one arm and a parallel RC network in the adjoining arm. In the remaining two arms of the bridge resistors R1 and R2 are connected. The total phase-shift around the circuit is 0° when the bridge is balanced.

### CIRCUIT DIAGRAM:



### Procedure

- i. Construct the circuit as shown in the circuit diagram.
- ii. Adjust the potentiometer  $R_s$  such that an output waveform is obtained.
- iii. Calculate the output waveform frequency and peak-to-peak voltage.
- iv. Compare the theoretical and practical values of the output waveform frequency.

### OBSERVATIONS:

The frequency of oscillation = \_\_\_\_\_

### CALCULATIONS:

- i. The frequency of oscillation  $f_o$  is given by

$$f_o = \frac{1}{2\sqrt{6RC}} = \frac{0.065}{RC}$$

- ii. The gain  $A_v$  at the above frequency must be at least 29

i.e.  $\frac{R_F}{R_1} \geq 29$


- iii.  $f_o = 200\text{Hz}$

Let  $C = 0.1\mu\text{F}$  Then

Let  $C = 0.1\mu\text{F}$  Then

$$R = \frac{0.065}{200 \times 10^7} = 3.25k \quad (\text{choose } 3.3k\Omega)$$

### GRAPH:



### RESULT:

## 7.FUNCTION GENERATOR USING OP AMPS


### AIM:

To generate triangular and square waveforms and to determine the time period of the waveforms.

### APPARATUS:

1. Op-Amp IC 741 –2 Nos
2. Bread board IC trainer
3. Capacitor 0.1 $\mu$ F
4. Zener diodes (6.2V)—2 Nos
5. Resistors—10K $\Omega$ , 150K $\Omega$ , 1.5K $\Omega$ , 1M $\Omega$ , 8.2K $\Omega$  CRO
6. Patch cards
7. Connecting wires

### CIRCUIT DIAGRAM:



## **THEORY:**

The function generator consists of a comparator U1 and an integrator U2. The comparator U2 compares the voltage at point P continuously with the inverting input i.e., at zero volts. When voltage at P goes slightly below or above zero volts, the output of U1 is at the negative or positive saturation level, respectively.

To illustrate the circuit operation let us set the output of U1 at positive saturation  $+V_{sat}$  (approximately  $+V_{cc}$ ). This  $+V_{sat}$  is an input to the integrator U2. The output of U2, therefore will be a negative going ramp. Thus, one end of the voltage divider R2-R3 is the positive saturation voltage  $+V_{sat}$  of U1 and the other is the negative going ramp of U2. When the negative going ramp attains a certain value  $-V_{ramp}$ , point P is slightly below zero volts; hence the output of U1 will switch from positive saturation to negative saturation  $-V_{sat}$  (approximately  $-V_{cc}$ ). This means that the output of U2 will now stop going negatively and will begin to go positively. The output of U2 will continue to increase until it reaches  $+V_{ramp}$ . At this time the point P is slightly above zero volts. This sequence then repeats. The frequencies of the square wave are a function of the  $C$  supply voltage. Desired amplitude can be obtained by using approximate zeners at the output of U1.

## **THEORETICAL VALUES:**

Time period,  $T = 4R_5C(R_3 + R_4)/(R_1 + R_2) = 0.492$  msec.

Positive peak ramp  $= V_z R_5 / (R_1 + R_2) = 0.05$  volts.

## **PRACTICAL VALUES:**

Time period of triangular wave =

Time period of square wave =


Positive peak ramp =

Voltage of square wave =

## **PROCEDURE:**

1. The circuit is connected as shown in the figure.
2. The output of the comparator U1 is connected to the CRO through channel 1, to generate a square wave.
3. The output of the comparator U2 is connected to the CRO through channel 2, to generate a triangular wave.
4. The time periods of the square wave and triangular waves are noted and they are found to be equal.

**MODEL GRAPH:**



**PRECAUTIONS:**

1. Make null adjustment before applying the input signal.
2. Maintain proper Vcc levels.

**RESULT:**

## 8. IC 555 TIMER-MONOSTABLE CIRCUIT

### AIM:

To construct and study the operation of a monostable multivibrator using 555 IC timer.

### APPARATUS:

1. 555 IC timer
2. Capacitors (0.1 $\mu$ F, 0.01 $\mu$ F)
3. Resistors 10K $\Omega$
4. Bread board IC trainer
5. CRO
6. Connecting wires and Patchcards

### THEORY:

Monostable multivibrator is also known as a triangular wave generator. It has one stable and one quasi-stable state. The circuit is useful for generating single output pulse of time duration in response to a triggering signal. The width of the output pulse depends only on external components connected to the op-amp. The diode gives a negative triggering pulse. When the output is +V<sub>sat</sub>, a diode clamps the capacitor voltage to 0.7V. Then, a negative going triggering impulse of magnitude V<sub>i</sub> passing through RC and the negative triggering pulse is applied to the positive terminal.


Let us assume that the circuit is in a stable state. The output V<sub>0</sub> is +V<sub>sat</sub>. The diode D<sub>1</sub> conducts and V<sub>c</sub> the voltage across the capacitor 'C' gets clamped to 0.7V. The voltage at the positive input terminal through R<sub>1</sub>R<sub>2</sub> potentiometer divider is  $\beta V_{sat}$ . Now, if a negative trigger of magnitude V<sub>i</sub> is applied to the positive terminal so that the effective signal is less than 0.7V, the output of the Op-Amp will switch from +V<sub>sat</sub> to -V<sub>sat</sub>. The diode will now get reverse biased and the capacitor starts charging exponentially to -V<sub>sat</sub>. When the capacitor charge V<sub>c</sub> becomes slightly more negative than  $-\beta V_{sat}$ , the output of the op-amp switches back to +V<sub>sat</sub>. The capacitor 'C' now starts charging to +V<sub>sat</sub> through R until V<sub>c</sub> is 0.7V.

$$V_0 = V_f + (V_i - V_f) e^{-t/RC}$$

$$\beta = R_2 / (R_1 + R_2)$$

If  $V_{sat} \gg V_p$  and  $R_1 = R_2$  and  $\beta = 0.5$ ,  
Then,  $T = 0.69RC$ .

## CIRCUIT DIAGRAM:




## PROCEDURE:

1. Connections are made as per the circuit diagram.
2. Negative triggering is applied at the terminal 2.
3. The output voltage is measured by connecting the channel-1 at pin 3.
4. The output voltage across capacitor is measured by connecting the channel-2 at the point 'P'.
5. Theoretically the time period is calculated by  $T = 1.1 R_1 C_1$  where  $R_1 = 10K\Omega$   
 $C_1 = 0.1\mu F$ .
6. Practically the charging and discharging times are measured and the theoretical value of time period is measured with practical value.



### MODELGRAPH:



### PRECAUTIONS:

1. Make the null adjustment before applying the input signal.
2. Maintain proper vcc levels.

### RESULT:

## 9. IC 555 TIMER-ASTABLECIRCUIT


### AIM:

To construct and study the operation of Astablemultivibrator using 555 timer

### APPARATUS:

- 1.IC 555 Timer
- 2.Resistors (10 K $\Omega$ ,4.7 K $\Omega$ )
- 3.Diode (IN 4007)
- 4.Capacitors (0.1 $\mu$ F,0.01 $\mu$ F)
- 5.CRO
- 6.Patch cards
- 7.CRO Probes
- 8.Connecting wires

### CIRCUIT DIAGRAM:



*Circuit of The Timer 555 as an Astable Multivibrator*

## THEORY:

A simple OPAMP astable multivibrator is also called square wave generator and free running oscillator. The principle for the generation of square wave output is to force an OP\_AMP to operate in the saturation region  $\beta=R_2/(R_1+R_2)$  of the output is feedback to input. The output is also feedback to the negative input terminal after integrating by means of a RCLPF whenever the negative input just exceeds  $V_{ref}$ , switching takes place resulting in a square wave output. In an astable multivibrator both states are quasi stable states.

When the output is  $+V_{sat}$ , the capacitor now starts charging towards  $+V_{sat}$  through resistance R the voltage is held at  $+\beta V_{sat}$ . This condition continues until the charge on C just exceeds  $\beta V_{sat}$ . Then the capacitor begins to discharge towards  $-V_{sat}$ . Then the capacitor charges more and more negatively until its voltage just reaches  $-\beta V_{sat}$ . The frequency is determined by the time it takes the capacitor to charge from  $-\beta V_{sat}$  and  $+\beta V_{sat}$

$$V_c(t) = V_f + (V_i - V_f)e^{-t/RC}$$

$$V_c(t) = V_{sat} - V_{sat}(1 + \beta)e^{-t/RC}$$

We get  $T_1 = RC \ln((1 + \beta)/(1 - \beta))$

$T = 2T_1 = 2RC \ln((1 + \beta)/(1 - \beta))$ ,  $V_o(p-p) = 2V_{sat}$


## PROCEDURE:

1. Connections are made as per the circuit diagram.
2. Pins 4 and 8 are shorted and connected to power supply  $V_{cc}(+5V)$
3. Between pins 8 and 7 resistor  $R_1$  of  $10K\Omega$  is connected and between 7 and 6 resistor  $R_2$  of  $4.7K\Omega$  is connected. Pins 2 and 6 short circuited.
4. In between pins 1 and 5 a Capacitor of  $0.01\mu F$  is connected.
5. The output is connected across the pin 3 and GND.
6. In between pins 6 and GND a Capacitor of  $0.1\mu F$  is connected.
7. Theoretically without diode charging time  $T_c$  is given by  
 $T_c = 0.69(R_1 + R_2)C_1$ ,  
Discharging time  $T_d$  is given by  $T_d = 0.69R_2C_1$   
The frequency  $f$  is given by  $f = 1.45/(R_1 + 2R_2)C_1$   
% of Duty cycle is  $(T_c/(T_c + T_d)) * 100$
8. Practically  $T_d$  and  $T_c$  are measured and wave forms are noted and theoretical values are verified with practical values
9. Connect diode between pins 7 and 2.
10. Theoretically with diode connected charging time is given by  $T_c = 0.69R_1C_1$   
Discharging time is given by  $T_d = 0.69R_2C_1$
11. Practically  $T_d$  and  $T_c$  are noted and verified with theoretical values

## OBSERVATIONS:

With diode		without diode	
Theoretical	Practical	Theoretical	Practical

## MODEL GRAPH:



## PRECAUTIONS:

1. Make null adjustment before applying the input signal.
2. Maintain proper  $V_c$  levels.

## RESULT:

## 10. SCHMITT TRIGGER USING IC 741


### Aim:

To construct the Schmitt trigger using Ic 741

### Apparatus:

1. 741 IC
2. Function Generator
3. Bread board
4. Resistors
5. Power supply
6. Connection wire

### Circuit Diagram



### PROCEDURE:

1. Connect the ckt as shown in the fig.
2. Apply the i/p sine wave at pin no. 2 of IC 741
3. Observed the square wave o/p at pin 6 of IC 741
5. Measure UTP and LTP and compare them with theoretical values..

### RESULT:

### PRECAUTIONS:

1. Loose connections should be avoided
2. Switch ON the supply after verification of the ckt.
3. Wave forms and readings must be taken without parallax error.

### Questions:

1. Schmitt trigger is basically ?
2. Eccless Jordan arrangement is not necessary in a Schmitt trigger (yes/ no)?
3. What is the o/p waveform of a schmitt Trigger ckt ?
4. Special type of bistable multivibrator is ?
5. Define UTP.

## 11.IC 565PLL

### AIM:

1. To study the operation of NE565 PLL
2. To use NE565 as a multiplier

### EQUIPMENTS AND COMPONENTS:

#### APPARATUS

1. DC power supply - 1 No.
2. CRO - 1 No.
3. Bread Board - 1 No.
4. Function Generator - 1 No.

#### COMPONENTS:

1. 6.8 k $\Omega$  Resistor - 1 No.
2. 0.1 F Capacitor - 1 No.
5. 0.001 F Capacitor - 2 Nos
6. IC565 - 1 No.

#### THEORY:



The 565 is available as a 14-pin DIP package. It is produced by Signatix Corporation. The output frequency of the VCO can be rewritten as

$$f_o = \frac{0.25}{R_T C_T} \text{ Hz}$$

Where  $R_T$  and  $C_T$  are the external resistor and capacitor connected to pin 8 and pin 9. A value between 2k and 20k is recommended for  $R_T$ . The VCO free running frequency is adjusted with  $R_T$  and  $C_T$  to be at the centre for the input frequency range.

**CIRCUITDIAGRAM:**

FIGURES:



**PROCEDURE:**

- i. Connect the circuit using the component values as shown in the figure
- ii. Measure the free-running frequency of VCO at pin 4 with the input signal  $V_{in}$  set = zero. Compare it with the calculated value  $= 0.25/R_T C_T$
- iii. Now apply the input signal of 1V<sub>pp</sub> square wave at a 1kHz to pin 2
- iv. Connect 1 channel of the scope to pin 2 and display this signal on the scope

v. Gradually increase the input frequency till the PLL is locked to the input frequency. This frequency  $f_1$  gives the lower end of the capture range. Go on increase the input frequency, till PLL tracks the input signal, say to a frequency  $f_2$ . This frequency  $f_2$  gives the upper end of the lock range. If the input frequency is increased further the loop will get unlocked.

vi. Now gradually decrease the input frequency till the PLL is again locked. This is the frequency  $f_3$ , the upper end of the capture range. Keep on decreasing the input frequency until the loop is unlocked. This frequency  $f_4$  gives the lower end of the lock range

vii. The lock range  $f_L = (f_2 - f_4)$  compare it with the calculated value of  $\frac{7.8f_o}{12}$

Also the capture range is  $f_c = (f_3 - f_1)$ . Compare it with the calculated value of capture range.

$$f_c = \frac{f_L}{(2)(3.6)(10^3)xC}^{1/2}$$

viii. To use PLL as a multiplier 5r, make connections as show in fig. The circuit uses a 4-bit binary counter 7490 used as a divide-by-5 circuit.

ix. Set the input signal at 1 Vpp square wave at 500 Hz

x. Vary the VCO frequency by adjusting the 20K potentiometer till the PLL is locked.

Measure the output frequency

xi. Repeat step 9 and 10 for input frequency of 1 kHz and 1.5 kHz.

### **OBSERVATIONS:**

$f_o =$  \_\_\_\_\_

$f_L =$  \_\_\_\_\_



$f_c =$  \_\_\_\_\_

### **CALCULATIONS:**

$$f_L = (f_2 - f_4) = \frac{7.8f_o}{12}$$

$$f_c = (f_3 - f_1) = \frac{f_L}{(2)(3.6)(10^3)xC}^{1/2}$$





**GRAPH:**

**RESULT:**

$f_o =$  \_\_\_\_\_

$f_L =$  \_\_\_\_\_

$f_C =$  \_\_\_\_\_

## 12.IC 566 –VCO APPLICATIONS


### AIM:

To operate the NE/SE566 as Voltage Controlled Oscillator and to find the frequencies for various values of  $R_1$  and  $C_1$ ;

### APPARATUS:

- 1.IC NE/SE566
- 2.Resistors ( $1K\Omega, 5K\Omega, 4K\Omega, 6K\Omega, 8K\Omega$ )
- 3.Capacitors ( $0.001\mu F, 0.0001\mu F$ )
- 3.Function generator
- 4.Regulated power supply
- 5.IC bread board trainer
- 6.CRO
- 7.Patch cards and CRO probes

### CIRCUIT DIAGRAM:



**THEORY:**

Voltage Controlled Oscillator is also called as voltage to frequency converter. It provides the simultaneous square wave and triangular wave output. The frequency of output wave is the function of input voltage, hence the name Voltage Controlled Oscillator. Output frequency is also the function of external resistor  $R_1$  and capacitor  $C_1$ .


**PROCEDURE:**

1. Connections are made as per the circuit diagram.
2. Measure the output voltage and frequency of both triangular and squares.
3. Vary the values of  $R_1$  and  $C_1$  and measure the frequency of the waveforms.
4. Compare the measured values with the theoretical values.

**OBSERVATIONS:**

Sl. No.	$R_1$	$C_1$	Output Voltage (V)		Theoretical frequency (KHz) $f_o = \frac{2(V_{in} V_C)}{R_1 C_1 V}$	Practical frequency (KHz)
			Square wave	Triangular wave		

**MODEL GRAPH:**



**PRECAUTIONS:**

- 1.Connect the wires properly.
- 2.Maintain proper Vcclevels.

**RESULT:**

### 13.VOLTAGE REGULATOR USING IC 723


**AIM:**

To plot the regulation characteristics of the given IC LM 723.

**APPARATUS:**

1. Bread board
2. IC LM 723
3. Resistors(7.8K $\Omega$  ,3.9K $\Omega$  )
4. RPS
5. DRB
6. Capacitors 100 $\mu$ F
7. Patch cards
8. Connecting wires

**CIRCUIT DIAGRAM:**



## **THEORY:**

A voltage regulator is a circuit that supplies constant voltage regardless of changes in load currents. Except for the switching regulators, all other types of regulators are called linear regulators. IC LM723 is general purpose regulator. The input voltage of this 723 IC is 40V maximum. Output voltage adjustable from 2V to 30V. 150mA output current external pass transistor. Output currents in excess of 10A possible by adding external transistors. It can be used as either a linear or a switching regulator. The variation of DC output voltage as a function of DC load current is called regulation.

$$\% \text{ Regulation} = [(V_{nl} - V_{fl}) / V_{fl}] * 100$$

## **PROCEDURE:**

### **(1).LINE REGULATION**

1. Connections are made as per the circuit diagram
2. Power supply is connected to 12 and 7 terminals
3. Volt meter is connected to 10 and 7 terminals
4. By increasing the input voltage corresponding volt meter reading is noted.

### **(2).LOAD REGULATION**

1. Connect the load to the terminals 10 and GND.
2. Keep the input voltage constant at which line regulation is obtained
3. The maximum load value is calculated from IC ratings.
4. Now, we decrease the load resistance and note down the corresponding value of the output in volt meter.
5. Plot the graph for load versus load regulation.

## **OBSERVATIONS:**

### **(1).LINE REGULATION:**

$V_{nl} =$


Line voltage (V)	Output voltage (V)

**(2).LOAD REGULATION:**

Regulated output(V)	Load current(mA)	Load resistance(K $\Omega$ )	Load regulation

$$\% \text{ REGULATION} = [(V_{nl} - V_{fl}) / V_{fl}] * 100$$

**MODEL GRAPH:**



**PRECAUTIONS:**

1. While taking the readings of regulated output voltage load regulation, keep the input voltage constant at 15V.
2. Do not increase the input voltage more than 30 V while taking the reading for no load condition?

**RESULT:**

## 14.Three Terminal Voltage Regulators (7805, 7809 And 7912)


### AIM:

To verify the operation of three terminal fixed voltage regulators 7805, 7809, 7912 and also to find out their line and load regulation.

### APPARATUS:

S.No.	Name of the component	Range	Quantity
1.	7805	--	1
2.	7809	--	1
3.	7912	--	1
4.	Capacitors	0.33 $\mu$ f 0.1 $\mu$ f	1 1
5.	Multimeter	(0-30)v	1
6.	Power Supply		1

### CIRCUIT DIAGRAM:





### **THEORY:**

Three terminal voltage regulators have three terminals which are unregulated input ( $V_{in}$ ), regulated output ( $V_o$ ) and common or a ground terminal. These regulators do not require any feedback connections.

#### **Positive voltage regulators:**

78xx is the series of three terminal positive voltage regulators in which xx indicate the output voltage rating of the IC.

#### **7805:**

This is a three terminal regulator which gives a regulated output of +5V fixed. The maximum unregulated input voltage which can be applied to 7805 is 35V.

#### **7809:**

This is also three terminal fixed regulator which gives regulated voltage of +9V. Negative voltage regulators:

79xx is the series of negative voltage regulators which gives a fixed negative voltage as output according to the value of xx.

#### **7912:**

This is a negative three terminal voltage regulator which gives a output of -12V.

#### **Line Regulation:**

It is defined as the change in the output voltage for a given change in the input voltage. It is expressed as a percentage of output voltage or in millivolts.

$$\%R_L = \Delta V_o / \Delta V_{in} \times 100$$

#### **Load Regulation:**

It is the change in output voltage over a given range of load currents that is from full load to no load. It is usually expressed in millivolts or as a percentage of output voltage.

$$\%R_{Load} = [(V_{nl} - V_{fl}) / V_{nl}] \times 100$$

### **PROCEDURE:**

1. Connect the circuit as shown in the figure.
2. Apply unregulated voltage from 7.5V to 35V and observe the output voltage.
3. Calculate the line and load regulation for the regulator.
4. Plot the graphs from the observations.
5. Repeat the same for the remaining regulators.

### **Result**

## 15. 4 BIT DAC USING OP AMP

### AIM:


To construct and study digital to analog converter circuit.

### APPARATUS:


IC 741  
Multi meters Patch  
cards Connecting  
wires Resistors 1k,  
2k,8k  
IC bread board trainer

### CIRCUIT DIAGRAM:

#### (a) Weighted resistor DAC:



#### (b) R-2R ladder DAC



## **THEORY:**

A digital to analog converter is used when a binary output from a digital system must be converted to an equivalent analog voltage or current. A DAC converter uses an op amp and binary weighted resistors or R-2R ladder resistors.

### **Weighted resistor DAC:**

It has  $n$  electronic switches  $d_1, d_2, d_3, \dots, d_n$  controlled by binary input word. These switches are single pole double throw type. If the binary input to a particular switch is 1, it connects resistance to the reference voltage ( $-V_r$ ). And if the input is 0, the switch connects the resistor to the ground. The output current  $I_0$  for an ideal op amp can be written as  $I_0 = I_1 + I_2 + \dots + I_n$

$$V_r/2Rd_1 + V_r/4Rd_2 + \dots + V_r/2^n R d_n = V_0 = I_0 R_f = V_r R_f / R (d_1, 2, \dots, n)$$

The weighted resistor DAC circuit uses a negative reference voltage. The analog output voltage is positive staircase. For a 3-bit weighted resistor DAC (1) if the op amp is connected in non-inverting mode, it can be connected in non-inverting mode also. (2) The op amp is working as a current-to-voltage converter. (3) The polarity of reference voltage is in accordance with the type of switch used.

### **R-2R ladder DAC:**

In binary weighted resistor method are used. This can be avoided by using R-2R ladder type DAC where only 2 values of resistors are required. The binary inputs are simulated by switches B0-B3 and output is proportional to the binary inputs. Binary inputs can be high (+5V) or low (0V).

## **PROCEDURE:**

1. Connections are made as per circuit diagram.
2. Pin 2 is connected to resistor  $1M\Omega$  and ground.
3.  $+V_{cc}$  are available at Pin 7 and  $-V_{cc}$  is applied at Pin 4.
4. Output is taken between pin 6 and ground
5. Voltage at each bit ( $V_r$ ) is found at bits  $b_0, b_1, b_2, b_3$ .
6. Pin 3 of op amp is connected to resistor  $1k\Omega$  and is given to  $b_3$  (msb).
7. A resistor of  $2k\Omega$  is connected between pin 2 and pin 6 of op amp.

**OBSERVATIONS:**

D3	D2	D1	D0	Binary weighted resistor(v)		R-2R ladder DAC (v)	
				Theoretical	practical	Theoretical	practical

**RESULT:**